Impact of non-linear capacitances on transient waveforms during system level ESD stress. (September 2016)

• Record Type: Journal Article
• Authors: Escudié, F.; Caignet, F.; Nolhier, N.; Bafleur, M.
• Is Part Of: Microelectronics and reliability. Volume 64(2016)
• Page Start: 88
• Page End: 92
• Publication Date: 2016-09
• Subjects: Impact -- ESD -- EFT -- System -- Simulation -- Capacitor -- Non-linear; Electronic apparatus and appliances -- Reliability -- Periodicals; Miniature electronic equipment -- Periodicals; Appareils électroniques -- Fiabilité -- Périodiques; Équipement électronique miniaturisé -- Périodiques; Electronic apparatus and appliances -- Reliability; Miniature electronic equipment; Periodicals; 621.3815
• DOI: 10.1016/j.microrel.2016.07.046
• Languages: English
• ISSNs: 0026-2714

Abstract

Abstract: Prediction of failures induced during system level ESD stress is mainly related to the transient waveforms at chip level. To investigate hard and soft failures a precise modeling of the system is required. On-chip protection models can be obtained using quasi-static measurements. Even if such models can achieve good ESD simulations the impact of the external elements are more important. Paper deals with non-linear behaviors of the external elements related to the on-chip protections. Characterization techniques and models are presented, based on two types of capacitances, two different values, placed in parallel to on-chip protections. The paper shows the important variations of X7R capacitances during stresses that change the waveforms at the input of the chip. In measurements different behaviors are observed and reproduced by simulation. The methodology to build model and simulation will be presented. Highlights: Study of X7R capacitor Impact of X7R capacitor on ESD (ElectroStatic Discharge) stress Using TLP-TDR (transmission line pulse – time domain reflectometry) to extract a model Implementation in system level simulation of the non-linear capacitor