Cite

APA Citation

    Aswani, T., & Premanand, B. (2016). area Efficient Floating Point Addition Unit With Error Detection Logic. Procedia technology, 24, 1149–1154. http://access.bl.uk/ark:/81055/vdc_100034090837.0x00004f
  
Back to record