Cite
HARVARD Citation
Perri, S. et al. (n.d.). Design of high‐speed low‐power parallel‐prefix adder trees in nanometer technologies. International journal of circuit theory and applications. pp. 731-743. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Perri, S. et al. (n.d.). Design of high‐speed low‐power parallel‐prefix adder trees in nanometer technologies. International journal of circuit theory and applications. pp. 731-743. [Online].