Cite
MLA Citation
Vaibbhav Taraate. Advanced HDL synthesis and SOC prototyping : RTL design using Verilog. Singapore : Springer, 2019. http://access.bl.uk/ark:/81055/vdc_100078643000.0x000001
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Vaibbhav Taraate. Advanced HDL synthesis and SOC prototyping : RTL design using Verilog. Singapore : Springer, 2019. http://access.bl.uk/ark:/81055/vdc_100078643000.0x000001