Cite

APA Citation

    Cerny, E. (2015). SVA : the power of assertions in SystemVerilog. Cham, Switzerland : Springer. http://access.bl.uk/ark:/81055/vdc_100073392861.0x000001
  
Back to record