1. Design of cost-efficient interconnect processing units : Spidergon STNoC /: Spidergon STNoC. (©2009) Other Names: Coppola, Marcello Record Type: Book Extent: 1 online resource (xxi, 265 pages), illustrations View Content: Available online (eLD content is only available in our Reading Rooms) ↗