Search

Search Constraints

You searched for: Is Part Of IET computers & digital techniques. Volume 9:Issue 2(2015)

Search Results

1. Low‐power enhanced system‐on‐chip design for sequential minimal optimisation learning core with tri‐layer bus and butterfly‐path accelerator. Issue 2 (1st March 2015)