Cite
HARVARD Citation
Devoge, P. et al. (2023). Device and circuit-level evaluation of a zero-cost transistor architecture developed via process optimization. Solid-state electronics. p. . [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Devoge, P. et al. (2023). Device and circuit-level evaluation of a zero-cost transistor architecture developed via process optimization. Solid-state electronics. p. . [Online].