Algorithm-Switching-Based Last-Level Cache Structure with Hybrid Main Memory Architecture. (8th February 2019)

• Record Type: Journal Article
• Authors: Li, Xian-Shu; Yoon, Su-Kyung; Kim, Jeong-Geun; Burgstaller, Bernd; Kim, Shin-Dug
• Is Part Of: Computer journal. Volume 63:Number 1(2020)
• Page Start: 123
• Page End: 136
• Publication Date: 2019-02-08
• Subjects: last-level cache management -- clustering algorithm -- DRAM-NAND flash hybrid main memory; Computers -- Periodicals; 005.1
• DOI: 10.1093/comjnl/bxz004
• Languages: English
• ISSNs: 0010-4620

Abstract

Abstract: In this research, we designed an algorithm-switching (AS)-based last-level cache (LLC) structure with DRAM-NAND Flash hybrid main memory architecture. In order to take full advantage of previous memory access patterns and achieve high performance in the upper level of memory hierarchy, an AS-based clustering engine that uses k-means, k-medoids and k-center clustering algorithms was applied to LLC. The proposed LLC consists of three major parts, namely a set-divisible cache, and victim and clustering buffers. The victim and clustering buffers efficiently managed the history of cache blocks evicted from the set-divisible cache through the AS-based engine mechanism. The experimental results that were evaluated using Redis application and YCSB benchmark show that compared with conventional LLC structure, the proposed AS-based LLC structure could reduce the total execution time by 19.50%, power consumption by 16.31%, and NAND-Flash memory write count by 8.6%.