ADC Clock Jitter Measurement Based on Simple Coherent Sampling Algorithm. Issue 1 (1st November 2022)

• Record Type: Journal Article
• Authors: Zhang, Shuoyan; Sun, Qinghe; Chen, Xiaolong; Wang, Bocheng; Li, Yifan
• Is Part Of: Journal of physics. Volume 2366: Issue 1(2022)
• Publication Date: 2022-11-01
• Subjects: Physics -- Congresses; 530.5
• DOI: 10.1088/1742-6596/2366/1/012045
• Languages: English
• ISSNs: 1742-6588

Abstract

Abstract: In a high-speed sampling system, the clock jitter of analog-to-digital converters (ADCs) will greatly affect its sampling accuracy, leading to the reduction of the signal-to-noise ratio (SNR) of the system output. Therefore, it is necessary to compensate the sampling results to reduce the sampling error caused by clock jitter by measuring the distribution sequence of jitter. In this paper, the influence of clock jitter on the ADC sampling process is analyzed, and an ADC clock jitter measurement scheme based on a simple coherent sampling algorithm is investigated. This scheme can accurately measure the distribution sequence of clock jitter, and has the characteristics of low computational complexity and high precision. The simulation results show that this algorithm can accurately measure the clock jitter sequence with root-mean-square (RMS) greater than 5ps when the amplitude noise of the input signal is greater than 35dB, and the relative error is less than 5%.