Cite
HARVARD Citation
Ahmed, R. et al. (2021). Design of a reconfigurable network-on-chip for next generation FPGAs using Dynamic Partial Reconfiguration. Microelectronics journal. p. . [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Ahmed, R. et al. (2021). Design of a reconfigurable network-on-chip for next generation FPGAs using Dynamic Partial Reconfiguration. Microelectronics journal. p. . [Online].