A 25 Gbps VCSEL driving ASIC: an attempt for ultra-high-speed front-end readout applications. (1st January 2022)

• Record Type: Journal Article
• Authors: Zhao, C.; Guo, D.; Chen, Q.; Fang, N.; Gan, Y.; Guo, Z.; Sun, X.; Yi, L.
• Is Part Of: Journal of instrumentation. Volume 17:Number 1(2022)
• Publication Date: 2022-01-01
• Subjects: Front-end electronics for detector readout -- Optical detector readout concepts -- Analogue electronic circuits -- VLSI circuits; Scientific apparatus and instruments -- Periodicals; 502.84
• DOI: 10.1088/1748-0221/17/01/C01040
• Languages: English
• ISSNs: 1748-0221

Abstract

Abstract: This paper presents the design and the test results of a 25 Gbps VCSEL driving ASIC fabricated in a 55 nm CMOS technology as an attempt for the future very high-speed optical links. The VCSEL driving ASIC is composed of an input equalizer stage, a pre-driver stage and a novel output driver stage. To achieve high bandwidth, the pre-driver stage combines the inductor-shared peaking structure and the active-feedback technique. A novel output driver stage uses the pseudo differential CML driver structure and the adjustable FFE pre-emphasis technique to improve the bandwidth. This VCSEL driver has been integrated in a customized optical module with a VCSEL array. Both the electrical function and optical performance have been fully evaluated. The output optical eye diagram has passed the eye mask test at the data rate of 25 Gbps. The peak-to-peak jitter of 25 Gbps optical eye is 19.5 ps and the RMS jitter is 2.9 ps.