A digital signal processor‐efficient accelerator for depthwise separable convolution. Issue 7 (9th February 2022)

• Record Type: Journal Article
• Authors: Li, Xueming; Huang, Hongmin; Liu, Yuan; Hu, Xianghong; Xiong, Xiaoming
• Is Part Of: Electronics letters. Volume 58:Issue 7(2022)
• Page Start: 271
• Page End: 273
• Publication Date: 2022-02-09
• Subjects: Electronics -- Periodicals; 621.381
• DOI: 10.1049/ell2.12435
• Languages: English
• ISSNs: 0013-5194

Abstract

Abstract: Recent researches on deep convolution neural networks have proposed some compact networks, such as MobileNet, but its main computation, depthwise separable convolution (DWC), which reduces the reusable data and improves the requirement of data loading efficiency. Although DWC can effectively reduce the amount of network computation, it needs a special accelerator to enhance the inference speed. This paper proposes a high‐performance accelerator for DWC based on the commonly used acceleration platform field‐programmable gate array. The proposed accelerator supports the computation of both standard convolutions (SCs) and DWC as well as two activation functions. In addition, two data storage formats are used to maintain the data loading efficiency for different input requirements of SC and DWC under high parallelism. Furthermore, a processing unit that can execute two 8 × 8‐bit multiplications inside one digital signal processor (DSP) is designed to make the best use of the DSP hardware resources. Finally, the accelerator is implemented on ZYNQ ZC706 at 200 MHz. Consuming only 392 DSPs, the accelerator achieves 134.5 giga operations per second (GOPS) and 209.4 frames per second (FPS) on MobileNet V1 as well as 96.4 GOPS and 250.4 FPS on MobileNet V2. Experimental results demonstrate that this design provides a better DSP efficiency than previous works.