A new hardware architecture of the adaptive vector median filter and validation in a hardware/software environment. (2nd May 2021)
- Record Type:
- Journal Article
- Title:
- A new hardware architecture of the adaptive vector median filter and validation in a hardware/software environment. (2nd May 2021)
- Main Title:
- A new hardware architecture of the adaptive vector median filter and validation in a hardware/software environment
- Authors:
- Ben Atitallah, Ahmed
Abid, Imen
Boudabous, Anis
Loukil, Hassen - Abstract:
- Summary: Presented in this paper is a new hardware architecture of the adaptive vector median filter (AVMF). The suggested structure yielded important values in impulsive noise removal from color images while preserving their fine details. The software (SW) study of this filter demonstrated that its implementation is too complex. To overcome this limitation, some approximations using a ROM memory were proposed to perform the square root for a hardware (HW) implementation. Comparative results between the ideal and approximated SWs of the AVMF showed a relative error equal to 0.01 % . Then, sequential and parallel HW architectures were developed for this filter based on the approximated method. Finally, the validation of these architectures was conducted using an field‐programmable gate array (FPGA) platform on an HW/SW environment. The validation results demonstrated that the proposed HW/SW implementation of the AVMF can speed up the execution time 180 times in the worst case at 140 MHz compared to the SW solution as well as preserving a high data quality (same image quality). Abstract : This paper presents a new hardware architecture of the adaptive vector median filter (AVMF). Sequential and parallel hardware architectures were developed for this filter based on the approximated method for the square root. The validation of these architectures was conducted using an FPGA platform on an HW/SW environment. The validation results demonstrated that the proposed HW/SWSummary: Presented in this paper is a new hardware architecture of the adaptive vector median filter (AVMF). The suggested structure yielded important values in impulsive noise removal from color images while preserving their fine details. The software (SW) study of this filter demonstrated that its implementation is too complex. To overcome this limitation, some approximations using a ROM memory were proposed to perform the square root for a hardware (HW) implementation. Comparative results between the ideal and approximated SWs of the AVMF showed a relative error equal to 0.01 % . Then, sequential and parallel HW architectures were developed for this filter based on the approximated method. Finally, the validation of these architectures was conducted using an field‐programmable gate array (FPGA) platform on an HW/SW environment. The validation results demonstrated that the proposed HW/SW implementation of the AVMF can speed up the execution time 180 times in the worst case at 140 MHz compared to the SW solution as well as preserving a high data quality (same image quality). Abstract : This paper presents a new hardware architecture of the adaptive vector median filter (AVMF). Sequential and parallel hardware architectures were developed for this filter based on the approximated method for the square root. The validation of these architectures was conducted using an FPGA platform on an HW/SW environment. The validation results demonstrated that the proposed HW/SW implementation of the AVMF can speed up the execution time 180 times in the worst case at 140 MHz compared to the SW solution as well as preserving a high data quality (same image quality). … (more)
- Is Part Of:
- International journal of circuit theory and applications. Volume 49:Number 8(2021)
- Journal:
- International journal of circuit theory and applications
- Issue:
- Volume 49:Number 8(2021)
- Issue Display:
- Volume 49, Issue 8 (2021)
- Year:
- 2021
- Volume:
- 49
- Issue:
- 8
- Issue Sort Value:
- 2021-0049-0008-0000
- Page Start:
- 2329
- Page End:
- 2347
- Publication Date:
- 2021-05-02
- Subjects:
- AVMF -- color image -- impulsive noise -- HW/SW implementation -- FPGA design
Electric circuit analysis -- Periodicals
621.319205 - Journal URLs:
- http://onlinelibrary.wiley.com/ ↗
- DOI:
- 10.1002/cta.3000 ↗
- Languages:
- English
- ISSNs:
- 0098-9886
- Deposit Type:
- Legaldeposit
- View Content:
- Available online (eLD content is only available in our Reading Rooms) ↗
- Physical Locations:
- British Library DSC - 4542.167000
British Library DSC - BLDSS-3PM
British Library STI - ELD Digital store - Ingest File:
- 18448.xml