A reconfigurable and compact hardware architecture of CLEFIA block cipher with multi-configuration. (August 2021)

• Record Type: Journal Article
• Authors: Cheng, Xin; Zhu, Haowen; Xu, Yixuan; Zhang, Yongqiang; Xiao, Hao; Zhang, Zhang
• Is Part Of: Microelectronics journal. Volume 114(2021)
• Publication Date: 2021-08
• Subjects: CLEFIA block cipher -- Multi-configuration -- Generalized Feistel network -- Time-division multiplexing; Microelectronics -- Periodicals; Microélectronique -- Périodiques; Microelectronics; Electronic journals; Journals - contents and abstracts; Periodicals; 621.3805
• DOI: 10.1016/j.mejo.2021.105144
• Languages: English
• ISSNs: 0959-8324

Abstract

Abstract: In this paper, a reconfigurable architecture of CLEFIA block cipher which supports multi-configuration is proposed. Moreover, different generalized Feistel networks are integrated into a novel folding structure, which not only increases the circuit flexibility but also reduces the hardware overhead. Besides, the processes of generating intermediate key and encryption share the same circuit by time-division multiplexing technology to reduce the hardware resource consumption further. The proposed CLEFIA design is implemented in Artix-7 XC7A35 T FPGA board. Measurement results show that it can realize all the three CLEFIA configurations of key size, which are 128/192/256-bit, with a few resources of 1725 look-up-tables and 663 registers. At a clock frequency of 147 MHz, it also reaches high throughputs of 990 Mbps, 818 Mbps, and 696 Mbps in the three configurations respectively.