Nanosheet field effect transistors-A next generation device to keep Moore's law alive: An intensive study. (August 2021)

• Record Type: Journal Article
• Authors: Ajayan, J.; Nirmal, D.; Tayal, Shubham; Bhattacharya, Sandip; Arivazhagan, L.; Fletcher, A.S. Augustine; Murugapandiyan, P.; Ajitha, D.
• Is Part Of: Microelectronics journal. Volume 114(2021)
• Publication Date: 2021-08
• Subjects: FinFET -- Gate-all-around (GAA) -- Nanosheet (NS) -- RC Delay -- Sub-7-nm node -- TreeFET -- Work function (WF); Microelectronics -- Periodicals; Microélectronique -- Périodiques; Microelectronics; Electronic journals; Journals - contents and abstracts; Periodicals; 621.3805
• DOI: 10.1016/j.mejo.2021.105141
• Languages: English
• ISSNs: 0959-8324

Abstract

Abstract: Incessant downscaling of feature size of multi-gate devices such as FinFETs and gate-all-around (GAA) nanowire (NW)-FETs leads to unadorned effects like short channel effects (SCEs) and self-heating effects (SHEs) which limits their performance and causes reliability issues. FinFET technology has resulted in a remarkable performance up to a feature size of 7 nm. The research community is expecting that GAA NW-FETs will take over FinFET technology from 7 nm to 5 nm. However, further shrinking of feature size to 3 nm will impose severe challenges to the performance of these aforesaid multi-gate devices. Subsequently, the electron device designer community needs to look for alternative device designs like nanosheet FETs (NS-FETs) to overcome the limitations of the FinFET and GAA NW-FETs technologies. The driving force behind the emergence of these NS-FETs is their ability to scale down even below a feature size of 5 nm with negligible short channel effects. Therefore, in this review article we have intensively investigated the NS-FETs in terms of impact of geometrical scaling, substrate material effects, parasitic channel effects, thermal effects, compatibility with different metal gates, and source/drain (S/D) metal depth effect. Consequently, it can be concluded that vertically stacked NS-FET is the most promising solution for future digital/analog integrated circuit applications due to their outstanding capability to keep Moore's Law alive.