A new approach for designing compressors with a new hardware‐friendly mathematical method for multi‐input XOR gates. Issue 1 (1st January 2017)

• Record Type: Journal Article
• Authors: Sam Daliri, Mahya; Navi, Keivan; Faghih Mirzaee, Reza; Sam Daliri, Saeed; Bagherzadeh, Nader
• Is Part Of: IET circuits, devices & systems. Volume 11:Issue 1(2017)
• Page Start: 46
• Page End: 57
• Publication Date: 2017-01-01
• Subjects: logic gates -- carbon nanotube field effect transistors -- logic circuits -- SPICE; compressor design -- hardware-friendly mathematical method -- multiinput XOR gates -- multiinput threshold gates -- exclusive-OR gates -- input capacitors -- threshold detectors -- Synopsys HSPICE -- carbon nanotube field effect transistor technology -- delay parameter -- layout views -- resistor networks -- size 32 nm; Electronic circuits -- Periodicals; Electronic systems -- Periodicals; 621.381505
• DOI: 10.1049/iet-cds.2016.0041
• Languages: English
• ISSNs: 1751-858X

Abstract

Abstract : This study presents a new scalable mathematical approach for designing compressors with any arbitrary number of inputs using multi‐input threshold gates, behaving as exclusive‐OR (XOR). This study relates the theoretical concept to hardware implementation. The methodology is exploited for 3:2, 7:3, and 15:4 compressors, and then implemented by using input capacitors (or resistors) and threshold detectors. The transistor‐level realisation of 3:2 and 7:3 compressors is simulated by using Synopsys HSPICE and 32 nm Carbon Nanotube Field Effect Transistors technology. The proposed methodology benefits from the parallel operation of threshold detectors. Therefore, by increasing the number of inputs, the delay parameter does not increase dramatically. The layout views are also provided in order to be able to compare area for the 3:2 compressors with both capacitor and resistor networks.