Approach of genetic algorithm for power‐aware testing of 3D IC. Issue 5 (16th July 2019)

• Record Type: Journal Article
• Authors: Kaibartta, Tanusree; Giri, Chandan; Rahaman, Hafizur; Das, Debesh Kumar
• Is Part Of: IET computers & digital techniques. Volume 13:Issue 5(2019)
• Page Start: 383
• Page End: 396
• Publication Date: 2019-07-16
• Subjects: genetic algorithms -- integrated circuit design -- three‐dimensional integrated circuits -- system‐on‐chip -- integrated circuit testing; test generation -- test access architecture -- 3D IC testing -- power‐aware testing -- SOC‐based three‐dimensional integrated circuit -- test access mechanism -- genetic algorithm -- core interconnection -- system‐on‐chip -- circuit delay -- power consumption -- TAM width; Computers -- Periodicals; Digital electronics -- Periodicals; Computer engineering -- Periodicals; Computer architecture -- Periodicals; Computer organization -- Periodicals; 621.39
• DOI: 10.1049/iet-cdt.2018.5079
• Languages: English
• ISSNs: 1751-8601

Abstract

Abstract : The interconnect between the cores of System‐on‐Chip (SOC) degrades the circuit performance by contributing to circuit delay and power consumption. To reduce this problem, SOC‐based three‐dimensional (3D) integrated circuit (IC) technology as a promising solution where multiple layers are stacked together decreasing the length of interconnect. However, 3D IC invites some new problems including more complexity in test generation. Testing of 3D IC requires test access architecture called Test Access Mechanism (TAM) for the purpose of transport of test stimuli to the cores placed in different layers. During testing due to increasing switching activity, any circuit demands higher power consumption and it becomes more acute for 3D IC. Moreover, testing of 3D ICs has other constraints. In this study, the authors address the issue of 3D IC testing using genetic algorithm‐based approach to decrease test time. At first, available TAM width is partitioned into some fixed groups and they have to find partitioning of TAM and distribution of cores among layers with a goal to decrease test time. Next, they do the same considering, variable partitions with or without certain power limits. Experimental results establish the efficacy of the authors' method.