Cite
HARVARD Citation
Peng, C. et al. (2015). Low‐power enhanced system‐on‐chip design for sequential minimal optimisation learning core with tri‐layer bus and butterfly‐path accelerator. IET computers & digital techniques. 9 (2), pp. 93-100. [Online].