A Modified Implementation of Tristate Inverter Based Static Master-Slave Flip-Flop with Improved Power-Delay-Area Product. (27th February 2014)

• Record Type: Journal Article
• Authors: Singh, Kunwar; Tiwari, Satish Chandra; Gupta, Maneesha
• Other Names: Donetti L. Academic Editor.; Tlelo-Cuautle E. Academic Editor.; Yuan F. Academic Editor.
• Is Part Of: TheScientificWorldjournal. Volume 2014(2014)
• Publication Date: 2014-02-27
• Subjects: Science -- Periodicals; Technology -- Periodicals; Medicine -- Periodicals; 505
• DOI: 10.1155/2014/453675
• Languages: English
• ISSNs: 2356-6140

Abstract

Abstract : The paper introduces novel architectures for implementation of fully static master-slave flip-flops for low power, high performance, and high density. Based on the proposed structure, traditional C 2 MOS latch (tristate inverter/clocked inverter) based flip-flop is implemented with fewer transistors. The modified C 2 MOS based flip-flop designs mC 2 MOSff1 and mC 2 MOSff2 are realized using only sixteen transistors each while the number of clocked transistors is also reduced in case of mC 2 MOSff1. Postlayout simulations indicate that mC 2 MOSff1 flip-flop shows 12.4% improvement in PDAP (power-delay-area product) when compared with transmission gate flip-flop (TGFF) at 16X capacitive load which is considered to be the best design alternative among the conventional master-slave flip-flops. To validate the correct behaviour of the proposed design, an eight bit asynchronous counter is designed to layout level. LVS and parasitic extraction were carried out on Calibre, whereas layouts were implemented using IC station (Mentor Graphics). HSPICE simulations were used to characterize the transient response of the flip-flop designs in a 180 nm/1.8 V CMOS technology. Simulations were also performed at 130 nm, 90 nm, and 65 nm to reveal the scalability of both the designs at modern process nodes.