Configurable Floating‐Point FFT Accelerator on FPGA Based Multiple‐Rotation CORDIC. Issue 6 (1st November 2016)

• Record Type: Journal Article
• Authors: Chen, Jiyang; Lei, Yuanwu; Peng, Yuanxi; He, Tingting; Deng, Ziye
• Is Part Of: Chinese journal of electronics. Volume 25:Issue 6(2016)
• Page Start: 1063
• Page End: 1070
• Publication Date: 2016-11-01
• Subjects: Fast Fourier transform (FFT) -- Coordinate rotation digital computer (CORDIC) -- FPGA -- Floating‐point; fast Fourier transforms -- floating point arithmetic -- redundant number systems -- signal processing; configurable floating‐point FFT accelerator -- FPGA based multiple‐rotation CORDIC -- fast Fourier transform accelerator -- coordinate rotation digital computer -- CORDIC algorithm -- signal processing -- CORDIC rotation -- twiddle direction prediction -- hardware cost -- twiddle angles -- segmented‐parallel iteration -- redundant CORDIC -- clock frequency; Electronics -- Periodicals; Electronics -- China -- Periodicals; Electronics; China; Periodicals; 621.38105
• DOI: 10.1049/cje.2016.08.002
• Languages: English
• ISSNs: 1022-4653

Abstract

Abstract : Fast Fourier transform (FFT) accelerator and Coordinate rotation digital computer (CORDIC) algorithm play important roles in signal processing. We propose a configurable floating‐point FFT accelerator based on CORDIC rotation, in which twiddle direction prediction is presented to reduce hardware cost and twiddle angles are generated in real time to save memory. To finish CORDIC rotation efficiently, a novel approach in which segmentedparallel iteration and compress iteration based on CSA are presented and redundant CORDIC is used to reduce the latency of each iteration. To prove the efficiency of our FFT accelerator, four FFT accelerators are prototyped into a FPGA chip to perform a batch‐FFT. Experimental results show that our structure, which is composed of four butterfly units and finishes FFT with the size ranging from 64 to 8192 points, occupies 33230(3%) REGs and 143006(30%) LUTs. The clock frequency can reach 122MHz. The resources of double‐precision FFT is only about 2.5 times of single‐precision while the theoretical value is 4. What's more, only 13331 cycles are required to implement 8192‐points double‐precision FFT with four butterfly units in parallel.