Production and tests of the ADDC for the Micromegas detector of the ATLAS New Small Wheel. (15th March 2021)

• Record Type: Journal Article
• Authors: Tang, S.; Matakias, D.; Chen, H.; Chen, K.; Pleier, M.A.; Polychronakos, V.; Yao, L.
• Is Part Of: Journal of instrumentation. Volume 16:Number 3(2021)
• Publication Date: 2021-03-15
• Subjects: Digital electronic circuits -- Trigger concepts and systems (hardware and software); Scientific apparatus and instruments -- Periodicals; 502.84
• DOI: 10.1088/1748-0221/16/03/P03021
• Languages: English
• ISSNs: 1748-0221

Abstract

Abstract: The Large Hadron Collider (LHC) at CERN will perform a series of upgrades to allow luminosity increases during the next physics runs expected from 2022 on. These will also significantly increase the trigger rates of all the detectors. As part of the ATLAS Phase-I upgrade, the current Small Wheel muon detectors will be replaced with state-of-the-art New Small Wheel (NSW) detectors to cope with the increased luminosity of the LHC. The Address in Real Time Data Driver Card (ADDC) is designed to transmit the trigger data from the resistive Micro-Mesh Gaseous Structure (Micromegas) detectors of the NSW. The ART ASIC on the ADDC is a custom-designed chip to receive the Address in Real Time (ART) signals from the VMM front-end ASIC and perform hit-selection processing. The processed trigger data is then sent to the Trigger Processor (TP) through optical links. A total of 512 ADDCs will be installed on the detector close to the front-end boards. Therefore, those cards must be able to work properly in a high radiation and magnetic field environment. After four rounds of prototyping, the ADDC production was launched in January of 2019. 600 ADDC boards have been produced and tested with an automated test stand. This test setup can simulate the front-end signals and provide "Level-1 Data Driver Card" (L1DDC) functions as well as part of the TP functions. Thus, the ADDC functionality and stability can be verified without the remaining NSW electronics. This paper describes the ADDC hardware prototype development, radiation and integration testing, and the ADDC automated production test procedure.