A method for rejecting 3k‐th harmonics in bandpass 6N‐path filters. (21st January 2020)

• Record Type: Journal Article
• Authors: Hazrati, Amin; Jalali, Ali; Meghdadi, Masoud; Babaei, Bardia
• Is Part Of: International journal of circuit theory and applications. Volume 48:Number 3(2020)
• Page Start: 335
• Page End: 348
• Publication Date: 2020-01-21
• Subjects: band‐pass filter -- harmonic rejection -- low‐pass filter -- N‐path filter -- voltage recombiner; Electric circuit analysis -- Periodicals; 621.319205
• DOI: 10.1002/cta.2738
• Languages: English
• ISSNs: 0098-9886

Abstract

Summary: In this paper, a method for 3 k ‐th ( k ∈ N ) harmonics rejection in 6 N ‐path filters is proposed, and the related analysis is provided. Using a single‐ended‐input to differential‐output structure, the filter selectivity around even harmonics are also suppressed. Accordingly, a proof‐of‐concept band‐pass filter is designed, and postlayout simulations in the 90‐nm CMOS technology are carried out, which covers an input frequency range from 200 MHz to 1.2 GHz with a channel bandwidth of 10 to 15.5 MHz. The achieved third harmonic rejection at 1‐GHz local oscillator (LO) frequency is about 43 dB. Over the entire radio frequency (RF) range, the in‐band IIP3 and noise figure are better than − 1.5 dBm and 5.3 dB, respectively. The power consumption of the analog circuitry is 21 mW from the 1.2‐V supply, whereas the digital clock generation circuitry consumes between 0.9 and 5.2 mW, depending on the center frequency of the filter. Abstract : This paper presents a method by which the largest odd harmonic and its integer multiples are rejected. So a new structure of an N‐path filter is designed that is based on the phase difference of output mixers. The post‐layout simulations were carried out and the 3rd harmonic experiences attenuation to a large extent. Furthermore, the mathematical analyses are investigated and the presented method is proved by.