A low-power pseudo-dynamic full adder cell for image addition. (October 2020)

• Record Type: Journal Article
• Authors: Sadeghi, Ayoub; Shiri, Nabiollah; Rafiee, Mahmood; Rahimi, Parisa
• Is Part Of: Computers & electrical engineering. Volume 87(2020)
• Publication Date: 2020-10
• Subjects: Pseudo-dynamic logic (PDL) -- Static cell -- Full adder -- Ripple-carry -- Image processing -- Binary addition -- Process voltage temperature (PVT) variations; Computer engineering -- Periodicals; Electrical engineering -- Periodicals; Electrical engineering -- Data processing -- Periodicals; Ordinateurs -- Conception et construction -- Périodiques; Électrotechnique -- Périodiques; Électrotechnique -- Informatique -- Périodiques; Computer engineering; Electrical engineering; Electrical engineering -- Data processing; Periodicals; Electronic journals; 621.302854
• DOI: 10.1016/j.compeleceng.2020.106787
• Languages: English
• ISSNs: 0045-7906

Abstract

Abstract: Integrated circuits (ICs) employ static and dynamic logic to improve performance and scalability. This paper presents a new circuit design approach named pseudo-dynamic logic (PDL), which shows the advantages of both static and dynamic cells. The PDL is evaluated by using a new full adder cell with 18 transistors. In the presented full adder, gate diffusion input (GDI), transmission gate (TG), and float techniques are combined, and pull-up or pull-down networks are changed into a new configuration so that the number of transistors and internal nodes will decrease. Post-layout simulations and digital image addition are performed to evaluate the real environment and practical application of the cell. Peak signal to noise ratio (PSNR), mean square error (MSE), and structural similarity index metric (SSIM) are calculated to study the cell performance in image processing. Compared to the dynamic and static circuits, the proposed PDL-based full adder cell performs better, and the results validate its effectiveness.