The use of FPGA in drift chambers for data transfer rate reduction. (1st September 2020) - Chiarello, G.; Cocciolo, G.; Corvaglia, A.; Cuna, F.; Grancagnolo, F.; Panareo, M.; Tassielli, G.F.