Improved low power implicit pulse triggered flip-flop with reduced power dissipation. (21st November 2019)

• Record Type: Journal Article
• Authors: Ravi, G.; SenthilKumar, J.P.; Jane, S. Vinothini
• Is Part Of: International journal of computational complexity and intelligent algorithms. Volume 1:Number 2(2019)
• Page Start: 145
• Page End: 153
• Publication Date: 2019-11-21
• Subjects: flip-flop -- FF -- CMOS -- implicit pulse triggered -- low power; Computational complexity -- Periodicals; Heuristic algorithms -- Periodicals; Neural networks (Computer science) -- Periodicals; 006.3
• Languages: English
• ISSNs: 2048-4720

Abstract

In this paper, an improved implicit pulse triggered flip-flop is proposed based on conditional pulse enhancement scheme. The pass transistor logic AND gate creates a faster discharge path. Then a conditional pulse enhancement scheme is used in order to conditionally enhance the pulse only when required. This avoids unnecessary switching action in the flip-flop. Then in order to reduce the power dissipation further, the pseudo NMOS logic is replaced with a NAND gate structure. This reduces the static power consumption and as well as the switching power consumption. Thus results in an overall power saving. The results are obtained in 180 nm CMOS technology using mentor graphics. The results are compared with four conventional flip-flops and its power saving is improved.