Performance of CATIROC: ASIC for smart readout of large photomultiplier arrays. (10th March 2017)

• Record Type: Journal Article
• Authors: Blin, S.; Callier, S.; Di Lorenzo, S. Conforti; Dulucq, F.; De La Taille, C.; Martin-Chassard, G.; Seguin-Moreau, N.
• Is Part Of: Journal of instrumentation. Volume 12:Number 3(2017:Mar.)
• Page Start: C03041
• Page End: C03041
• Publication Date: 2017-03-10
• Subjects: Analogue electronic circuits -- Front-end electronics for detector readout -- VLSI circuits; Scientific apparatus and instruments -- Periodicals; 502.84
• DOI: 10.1088/1748-0221/12/03/C03041
• Languages: English
• ISSNs: 1748-0221

Abstract

Abstract: CATIROC (Charge And Time Integrated Read Out Chip) is a complete read-out chip manufactured in AustriaMicroSystem (AMS) SiGe 0.35 μ m technology, designed to read arrays of 16 photomultipliers (PMTs). It is an upgraded version of PARISROC2 [1] designed in 2010 in the context of the PMm2 (square meter PhotoMultiplier) project [2]. CATIROC is a SoC (System on Chip) that processes analog signals up to the digitization and sparsification to reduce the cost and cable number. The ASIC is composed of 16 independent channels that work in triggerless mode, auto-triggering on the single photo-electron. It provides a charge measurement up to 400 photoelectrons (70 pC) on two scales of 10 bits and a timing information with an accuracy of 200 ps rms. The ASIC was sent for fabrication in February 2015 and then received in September 2015. It is a good candidate for two Chinese projects (LHAASO and JUNO). The architecture and the measurements will be detailed in the paper.