Reduced Precision Redundancy for Satellite Telecommand Receiver Module on FPGA. (24th September 2013)

• Record Type: Journal Article
• Authors: Sadruddin, Salman; Aziz, Arshad
• Other Names: Brünig M. Academic Editor.; Che A. Academic Editor.; Qiao F. Academic Editor.
• Is Part Of: Chinese journal of engineering. Volume 2013(2013)
• Publication Date: 2013-09-24
• Subjects: Engineering -- Periodicals; Engineering; Periodicals
• DOI: 10.1155/2013/453872
• Languages: English
• ISSNs: 2314-8063

Abstract

Abstract : A novel and highly efficient design of a software defined radiation tolerant baseband module for a LEO satellite telecommand receiver using FPGA is presented. FPGAs in space are subject to single event upsets (SEUs) due to high radiation environment. Traditionally, triple modular redundancy (TMR) is used for mitigating Single Event Upsets (SEUs). The drawback of using TMR is that it consumes a lot of hardware resources and requires more power. Reduced precision redundancy (RPR) can be a viable alternative of TMR in digital systems for arithmetic operations. This paper uses the combination of RPR and TMR for mitigating SEUs. The designed module consumes less resources on FPGA and has bit error rate (BER) identical to theoretical results, apart from degradation due to implementation losses. An improved Costas loop and timing recovery algorithm are implemented for achieving carrier recovery and bit synchronization. The hybrid approach mitigates SEUs while consuming 26% less resources than a customary TMR protected receiver.