Performance Analysis of Bit-Width Reduced Floating-Point Arithmetic Units in FPGAs: A Case Study of Neural Network-Based Face Detector. (2nd July 2009)

• Record Type: Journal Article
• Authors: Lee, Yongsoon; Choi, Younhee; Ko, Seok-Bum; Ho Lee, Moon
• Other Names: Leeser Miriam Academic Editor.
• Is Part Of: EURASIP journal on embedded systems. Volume 2009(2009)
• Publication Date: 2009-07-02
• Subjects: Embedded computer systems -- Periodicals; Systèmes enfouis (Informatique); Embedded computer systems; Periodicals; Electronic journals; 006.22
• DOI: 10.1155/2009/258921
• Languages: English
• ISSNs: 1687-3955

Abstract

Abstract : This paper implements a field programmable gate array- (FPGA-) based face detector using a neural network (NN) and the bit-width reduced floating-point arithmetic unit (FPU). The analytical error model, using the maximum relative representation error (MRRE) and the average relative representation error (ARRE), is developed to obtain the maximum and average output errors for the bit-width reduced FPUs. After the development of the analytical error model, the bit-width reduced FPUs and an NN are designed using MATLAB and VHDL. Finally, the analytical (MATLAB) results, along with the experimental (VHDL) results, are compared. The analytical results and the experimental results show conformity of shape. We demonstrate that incremented reductions in the number of bits used can produce significant cost reductions including area, speed, and power.