Cite
HARVARD Citation
Borrione, D. et al. (2009). A Formal Approach to the Verification of Networks on Chip. EURASIP journal on embedded systems. p. . [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Borrione, D. et al. (2009). A Formal Approach to the Verification of Networks on Chip. EURASIP journal on embedded systems. p. . [Online].