MOS Current Mode Logic with Capacitive Coupling. (5th November 2012)

• Record Type: Journal Article
• Authors: Gupta, Kirti; Pandey, Neeta; Gupta, Maneesha
• Other Names: Al-Khalili D. Academic Editor.; Maruccio G. Academic Editor.; Tsai Z.-M. Academic Editor.
• Is Part Of: ISRN electronics. Volume 2012(2012)
• Publication Date: 2012-11-05
• Subjects: Electronics -- Periodicals; Electronics; Electronic journals; Periodicals; 621.381
• DOI: 10.5402/2012/473257
• Languages: English
• ISSNs: 2090-8679

Abstract

Abstract : A new MOS current mode logic (MCML) style exhibiting capacitive coupling to enhance the switching speed of the digital circuits is proposed. The mechanism of capacitive coupling and its effect on the delay are analytically modeled. SPICE simulations to validate the accuracy of the analytical model have been carried out with TSMC 0.18 μ m CMOS technology parameters. Several logic gates such as five-stage ring oscillator, NAND, XOR2, XOR3, multiplexer, and demultiplexer based on the proposed logic style are implemented and their performance is compared with the conventional logic gates. It is found that the logic gates based on the proposed MCML style lower the delay by 23 percent. An asynchronous FIFO based on the proposed MCML style has also been implemented as an application.