Novel Basic Block of Multilevel Inverter Using Reduced Number of On-State Switches and Cascaded Circuit Topology. (18th April 2017)

• Record Type: Journal Article
• Authors: Prayag, Aparna; Bodkhe, Sanjay
• Other Names: Tsekouras George E. Academic Editor.
• Is Part Of: Advances in electrical engineering. Volume 2017(2017)
• Publication Date: 2017-04-18
• Subjects: Electrical engineering -- Periodicals; Electrical engineering; Periodicals; 621.3
• DOI: 10.1155/2017/5640926
• Languages: English
• ISSNs: 2356-6655

Abstract

Abstract : In this paper a basic block of novel topology of multilevel inverter is proposed. The proposed approach significantly requires reduced number of dc voltage sources and power switches to attain maximum number of output voltage levels. By connecting basic blocks in series a cascaded multilevel topology is developed. Each block itself is also a multilevel inverter. Analysis of proposed topology is carried out in symmetric as well as asymmetric operating modes. The topology is investigated through computer simulation using MATLAB/Simulink and validated experimentally on prototype in the laboratory.