A Combined Optimization Method for Tuning Two-Level Memory Hierarchy Considering Energy Consumption. (28th September 2010)

• Record Type: Journal Article
• Authors: Silva-Filho, Abel Guilhermino; Cordeiro, Filipe Rolim
• Other Names: Wang Xiaorui Academic Editor.
• Is Part Of: EURASIP journal on embedded systems. Volume 2011(2011)
• Publication Date: 2010-09-28
• Subjects: Embedded computer systems -- Periodicals; Systèmes enfouis (Informatique); Embedded computer systems; Periodicals; Electronic journals; 006.22
• DOI: 10.1155/2011/620578
• Languages: English
• ISSNs: 1687-3955

Abstract

Abstract : Tuning cache hierarchies in platforms for embedded systems can significantly reduce energy consumption. In this paper we combined two optimization methods for tuning both instruction and data cache configurations in a two-level memory hierarchy, where both levels have separate instruction and data caches. This kind of hierarchy allows us to evaluate instruction and data caches branches separately, although previous approaches have applied the same method for both branches of the hierarchy. This work evaluates several methods intended for two-level hierarchies, and the results showed that when we combine different methods for each branch of the hierarchy, results can be improved. Experiments based on simulations were performed for 12 applications from the Mibench suite benchmark and the combined method achieved better efficiency in 60% of the evaluated cases compared with existing heuristics. The proposed solution is only 11% less economic in terms of energy consumption than optimal values and required, on average, 42 simulations to conclude optimization mechanism, representing only 9% of the design space.