Cite
HARVARD Citation
Qiu, K. et al. (2019). BRLoop: Constructing balanced retimed loop to architect STT-RAM-based hybrid cache for VLIW processors. Microelectronics journal. pp. 137-146. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Qiu, K. et al. (2019). BRLoop: Constructing balanced retimed loop to architect STT-RAM-based hybrid cache for VLIW processors. Microelectronics journal. pp. 137-146. [Online].