Analysis of delay fault in GNR power interconnects. (1st December 2017)

• Record Type: Journal Article
• Authors: Bhattacharya, Sandip; Das, Debaprasad; Rahaman, Hafizur
• Is Part Of: International journal of numerical modelling. Volume 31:Number 3(2018)
• Page Start: n/a
• Page End: n/a
• Publication Date: 2017-12-01
• Subjects: delay fault -- interconnect -- mean free path (MFP) -- multilayer graphene nanoribbon (MLGNR) -- single‐layer graphene nanoribbon (SLGNR) -- temperature; Electric networks -- Mathematical models -- Periodicals; Electronics -- Mathematical models -- Periodicals; 621.3011
• DOI: 10.1002/jnm.2308
• Languages: English
• ISSNs: 0894-3370

Abstract

Abstract: In this paper, a delay fault model for multilayer graphene nanoribbon (GNR)‐based power interconnects for 16‐nm International Technology Roadmap for Semiconductors technology node is developed for both top‐contact GNR and side‐contact GNR. The delay fault model is developed for different temperature considering the impact of scattering parameters. It is shown that side‐contact GNR‐based power interconnects can reduce the delay fault significantly in comparison with that of Cu and top‐contact GNR interconnects at local, intermediate, and global lengths for a wide range of chip operating temperatures from 233 K to 378 K.