Negative bias temperature instability in strained-Si p-MOSFETs. (2018)

• Record Type: Journal Article
• Authors: Das, Sanghamitra; Dash, T.P.; Maiti, Chinmay K.
• Is Part Of: International journal of nano and biomaterials. Volume 7:Number 4(2018)
• Page Start: 299
• Page End: 310
• Publication Date: 2018
• Subjects: negative bias temperature instability -- NBTI -- strained-Si channel p-MOSFET -- threshold voltage degradation; Nanostructured materials -- Periodicals; Nanotechnology -- Periodicals; Biomedical materials -- Periodicals; 620.505
• Languages: English
• ISSNs: 1752-8933

Abstract

Strained-Si p-channel metal oxide semiconductor field effect transistors (MOSFETs) have become the performance boosters beyond 90 nm technology node. Reliability study of these devices is essential as only a few reports are available on this. In this work, we have explored the degradation mechanisms in these devices due to negative bias temperature instability (NBTI). Device simulation results have been calibrated with reported experimental data and a good agreement is observed. The reliability study of these devices has been performed using the two-stage model for defect creation. Study of the drain current degradation and comparison of threshold voltage shift after stressing between the strained-Si and Si channel p-MOSFETs have been performed. The threshold voltage degradation in strained-Si channel p-MOSFETs is found to be considerably higher than that in the bulk-Si devices due to higher fixed oxide charge and interface trap densities at the strained-Si/SiO2 interface.