Enhancing the performance of process level redundancy with coprocessors in symmetric multiprocessors. (2018)

• Record Type: Journal Article
• Authors: Zhang, Tong; Dai, Hongjun; Wu, Changsong; Jia, Zhiping
• Is Part Of: International journal of computational science and engineering. Volume 16:Number 1(2018)
• Page Start: 1
• Page End: 8
• Publication Date: 2018
• Subjects: fault tolerance -- symmetric multiprocessors -- SMPs -- process-level redundancy -- coprocessor; Computer science -- Mathematics -- Periodicals; Computer simulation -- Mathematical aspects -- Periodicals; Computational intelligence -- Periodicals; 004.015105
• Languages: English
• ISSNs: 1742-7185

Abstract

Transient faults are rising as a crucial concern in the reliability of computer systems. As the emerging trend of integrating coprocessors into symmetric multiprocessors, it offers a better choice for software-oriented fault tolerance approaches. This paper presents coprocessor-based process level redundancy (PLR) which makes use of coprocessors and frees CPU cycle to other tasks. The experiment is conducted by comparing the performance of one CPU version of PLR and one coprocessor version PLR using a subset of optimised SPEC CPU2006 benchmark. It shows that the proposed approach enhances performance by 32.6% on average. The performance can be enhanced more if one application contains more system calls. This common technique can be adapted to other software-based fault tolerance as well.