Cite
HARVARD Citation
Al-Hussaini, K. et al. (2017). Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA. International journal of wireless and mobile computing. pp. 49-61. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Al-Hussaini, K. et al. (2017). Hardware co-simulation for a low complexity PAPR reduction scheme on an FPGA. International journal of wireless and mobile computing. pp. 49-61. [Online].