A pattern based instruction encoding technique for high performance architectures. (5th March 2010)

• Record Type: Journal Article
• Authors: Santos, Ricardo; Batistella, Rafael; Azevedo, Rodolfo
• Is Part Of: International journal of high performance systems architecture. Volume 2:Number 2(2009)
• Page Start: 71
• Page End: 80
• Publication Date: 2010-03-05
• Subjects: computer architecture -- high performance systems -- pattern based instruction words -- PBIW -- pattern based instruction encoding -- 2D-VLIW -- EPIC -- memory bottleneck -- P-cache -- pattern cache -- instruction fetch latency; Computer architecture -- Periodicals; Computer systems -- Periodicals; High performance computing -- Periodicals; 004.205
• Languages: English
• ISSNs: 1751-6528

Abstract

In this paper we propose a new technique to reduce the program footprint and the instruction fetch latency in high performance architectures adopting long instructions in the memory. Our technique is based on an algorithm that factors long instructions into instruction patterns and encoded instructions, which contains no redundant data and it is stored into an I-cache. The instruction patterns look like a map to the decode logic to prepare the instruction to be executed in the execution stages. These patterns are stored into a new cache (P-cache). We evaluated this technique in a high performance architecture called 2D-VLIW through trace-driven experiments with MediaBench and SPEC programs. We compared the 2D-VLIW execution time performance before and after the encoding, and also with other encoding techniques implemented in computer architectures. Experimental results reveal that our encoding strategy provides a program execution time that is up to 69% better than EPIC.