Trends toward on-chip networked microsystems. (29th September 2005)

• Record Type: Journal Article
• Authors: Pinkston, Timothy Mark; Shin, Jeonghee
• Is Part Of: International journal of high performance computing and networking. Volume 3:Number 1(2005)
• Page Start: 3
• Page End: 18
• Publication Date: 2005-09-29
• Subjects: interconnection networks -- microprocessors -- processor microsystems -- on-chip networks -- partitioned architectures -- system-on-chip -- taxonomy -- communications -- high performance computing -- networking; High performance computing -- Periodicals; Computer networks -- Periodicals; High performance computing; Periodicals; 004.05
• Languages: English
• ISSNs: 1740-0562

Abstract

This survey paper identifies some trends in the application, implementation technology, and processor architecture areas. A taxonomy which captures the influence of these trends on processor microsystems is presented, and the communication needs of various classes of these architectures is also briefly surveyed. We observe a trend toward on-chip networked microsystems derived from logically and physically partitioning the processor architecture. Partitioning the architecture logically enables the parallelism offered by growing application workloads to be well exploited. Partitioning the architecture physically enables the scaling properties of the underlying implementation technology to continue providing increased performance and not be encumbered by chip-crossing wire delay, which no longer is negligible. The impact on future research directions of this paradigm shift in the way microsystems are designed and intraconnected is briefly highlighted.