Virtual architecture mapping: a SystemC based methodology for architectural exploration of System-on-Chips. (15th September 2008)

• Record Type: Journal Article
• Authors: Kogel, Tim; Doerper, Malte; Kempf, Torsten; Wieferink, Andreas; Leupers, Rainer; Meyr, Heinrich
• Is Part Of: International journal of embedded systems. Volume 3:Number 3(2008)
• Page Start: 150
• Page End: 159
• Publication Date: 2008-09-15
• Subjects: transaction level modelling -- SystemC -- simulation -- virtual architecture mapping -- system-on-chip -- SoC -- system architecture; Embedded computer systems -- Periodicals; 004.16
• Languages: English
• ISSNs: 1741-1068

Abstract

In this paper, a SystemC based system level design methodology is proposed, which enables the designer to reason about the architecture on a much higher level of abstraction. The goal of this methodology is to define a system architecture, which provides sufficient performance, flexibility and cost efficiency as required by demanding applications, such as broadband networking or wireless communications. Co-simulating multiple levels of abstraction simultaneously enables reuse of abstract models of the functional verification of synthesisable implementation models. We share our experiences with special emphasis on the architecture exploration phase, where several architectural alternatives are evaluated with respect to their impact on the system performance.