Side channel attack resistant architecture for elliptic curve cryptosystem. Issue 4 (2nd October 2018)

• Record Type: Journal Article
• Authors: Zode, Pravin; Deshmukh, Raghavendra
• Is Part Of: Cyber-physical systems. Volume 4:Issue 4(2018)
• Page Start: 205
• Page End: 215
• Publication Date: 2018-10-02
• Subjects: Elliptic curve cryptosystems (ECC) -- system monitor -- digital clock manager -- public key cryptography -- scalar multiplication; Cooperating objects (Computer systems) -- Periodicals; Internet of things -- Periodicals; 006.22
• DOI: 10.1080/23335777.2018.1515163
• Languages: English
• ISSNs: 2333-5777

Abstract

ABSTRACT: Significant efforts are required for protection of cryptographic implementation in hostile environment, adversary injects fault in the cryptosystem by varying supply voltage, clock glitch and observe side channel information and tamper to break the cryptographic implementations. In this paper, side channel attack resistant architecture for elliptic curve cryptosystem using pseudo power noise generator, Xilinx IPs System Monitor and Digital Clock Management is proposed. These IPs are customisable and take less area on die size, provides sufficient security. The proposed architecture is robust and implemented without any major design efforts. The architecture is implemented on Xilinx ML605 embedded development board and the result shows that it take very less area as it uses vendor specific customisable IPs.