A General Purpose Lock-In Amplifier Enabling Sub-ppm Resolution. (2016)

• Record Type: Journal Article
• Authors: Gervasoni, G.; Carminati, M.; Ferrari, G.
• Is Part Of: Procedia engineering. Volume 168(2016)
• Page Start: 1651
• Page End: 1654
• Publication Date: 2016
• Subjects: Lock-in amplifier -- ppm resolution -- low-noise -- FPGA -- sensors; Engineering -- Congresses; Engineering -- Periodicals; Engineering; Conference proceedings; Periodicals; 620.005
• DOI: 10.1016/j.proeng.2016.11.482
• Languages: English
• ISSNs: 1877-7058

Abstract

Abstract: A novel architecture for digital lock-in amplifiers (LIAs) able to overcome the resolution limit of standards implementations is proposed. The slow gain fluctuations of both the DAC and ADC of the generation and acquisition stages of the LIA are compensated using two ADCs alternately acquiring the signal coming from the device under test (DUT) and the stimulus (STIM) signal. Experimental results demonstrate a resolution enhancement of more than an order of magnitude with respect to state of art LIAs, enabling sub-ppm resolution measurements with an instrument working up to 5 MHz without imposing any constraint to the DUT or to the experimental setup.