Novel design of nanometric reversible floating point adder with parity preservation capability. (2016)

• Record Type: Journal Article
• Authors: Tabatabaii, Parisa; Haghparast, Majid
• Is Part Of: International journal of innovative computing and applications. Volume 7:Number 2(2016)
• Page Start: 76
• Page End: 83
• Publication Date: 2016
• Subjects: reversible logic -- reversible floating point addition -- parity preservation -- nanotechnology -- quantum computing -- fault tolerance; Evolutionary computation -- Periodicals; Neural networks (Computer science) -- Periodicals; Genetic programming (Computer science) -- Periodicals; Biologically-inspired computing -- Periodicals; Swarm intelligence -- Periodicals; Quantum computers -- Periodicals; 006.3
• Languages: English
• ISSNs: 1751-648X

Abstract

Reversible logic is a new theme of study that requires reversible logic circuits and plays a vital role in quantum computing, low power CMOS and nanotechnology. Parity preserving is one of the oldest procedures for the extension of fault tolerant systems. Floating-point addition is one of the most complicated computer arithmetic operations. There are many reversible implementations of logical and arithmetic units like ALU, multiplier, adder, etc., but few designs for reversible floating-point adder exist. In this paper, we present parity preserving reversible floating-point adder design with nanometric scale for the first time. Also, we present a parity preserving reversible gate. At the end, the final results are reported. All the scales are in nanometric area.