Cite
HARVARD Citation
Anita, J. et al. (2016). Test power reduction and test pattern generation for multiple faults using zero suppressed decision diagrams. International journal of high performance systems architecture. pp. 51-60. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Anita, J. et al. (2016). Test power reduction and test pattern generation for multiple faults using zero suppressed decision diagrams. International journal of high performance systems architecture. pp. 51-60. [Online].