Approach to design a high performance fault-tolerant reversible ALU. (2016)

• Record Type: Journal Article
• Authors: Misra, Neeraj Kumar; Wairya, Subodh; Singh, Vinod Kumar
• Is Part Of: International journal of circuits and architecture design. Volume 2:Number 1(2016)
• Page Start: 83
• Page End: 103
• Publication Date: 2016
• Subjects: reversible logic circuits -- parity preserving gates -- reversible gates -- fault tolerant ALU -- ALU design -- arithmetic logic unit -- quantum cost -- garbage output -- quantum dot cellular automata -- majority voter -- quantum computation -- fault tolerance -- circuit design -- simulation; Electronic circuit design -- Periodicals; Electronic circuit design -- Mathematical models -- Periodicals; Computer-aided design -- Periodicals; Computer engineering -- Periodicals; 621.381505
• Languages: English
• ISSNs: 2051-7025

Abstract

In the digital circuit design, the primary factors are low power and a high packing density. The reversible logic circuit in quantum-dot cellular automata (QCA) framework is hoped to be effective in addressing the factor of power consumption at nanoscale regime. Fault tolerant circuits are suited of interruption of errors at the outputs. This manuscript focuses the design of ALU in QCA-based and propose new parity preserving gate. It has been introduced that new reversible gate, namely, universal parity preserving gate (UPPG), to optimise the ALU circuits. An algorithm and lemmas are shown in designing ALU. The ALU generates a number of arithmetic and logical function with using only less architectural complexity. Most importantly circuit design focuses on optimising the gate count and quantum cost. In addition to optimisation, the workability of UPPG gate is tested by QCA and the simulation result obtained ensures the correctness of the design.