A 216–256 GHz fully differential frequency multiplier-by-8 chain with 0 dBm output power. Issue 5 (5th March 2018)

• Record Type: Journal Article
• Authors: Eissa, M.H.; Malignaggi, A.; Ko, M.; Schmalz, K.; Borngräber, J.; Ulusoy, A.C.; Kissinger, D.
• Editors: Kallfass, Ingmar; Vossiek, Martin; A. Hein, Matthias
• Is Part Of: International journal of microwave and wireless technologies. Volume 10:Issue 5/6(2018)
• Page Start: 562
• Page End: 569
• Publication Date: 2018-03-05
• Subjects: Direct conversion, -- mixers, -- receivers; Wireless communication systems -- Periodicals; Microwave circuits -- Periodicals; Radio frequency -- Periodicals; 621.381305
• DOI: 10.1017/S1759078718000235
• Languages: English
• ISSNs: 1759-0787

Abstract

Abstract: This work presents a fully differential wideband and low power 240 GHz multiplier-by-8 chain, manufactured in IHP's 130 nm SiGe:C BiCMOS technology with f T / f max = 300/500 GHz. A single ended 30 GHz input signal is multiplied by 8 using Gilbert cell-based quadrupler and doubler, and then amplified with a wideband differential 3-stage cascode amplifier. To achieve wide bandwidth and optimize for power consumption, the power budget has been designed in order to operate the frequency multipliers and the output amplifier in saturation. With this architecture the presented circuit achieves a 3 dB bandwidth of 40 GHz, meaning a relative 3 dB bandwidth of 17%, and a peak saturated output power of 0 dBm. Harmonic rejections better than 25 dB were measured for the 5th, 6th, and 7th harmonics. It dissipates 255 mW from 3 V supply which results in drain efficiency of 0.4%, while occupying 1.2 mm 2 . With these characteristics the presented circuit suits very well as a frequency multiplier chain for driving balanced mixers in 240 GHz transceivers for radar, communication, and sensing applications.