Cite
HARVARD Citation
Sharafeddin, M. et al. (2015). A small and power efficient checkpoint core architecture for manycore processors. International journal of high performance systems architecture. pp. 216-227. [Online].
This is an interim version of our Electronic Legal Deposit Catalogue-eJournals and eBooks while we continue to recover from a cyber-attack.
Sharafeddin, M. et al. (2015). A small and power efficient checkpoint core architecture for manycore processors. International journal of high performance systems architecture. pp. 216-227. [Online].