An ultra-low-voltage electronic implementation of inertial neuron model with nonmonotonous Liao's activation function. (2nd October 2015)

• Record Type: Journal Article
• Authors: Kant, Nasir Ali; Dar, Mohamad Rafiq; Khanday, Farooq Ahmad
• Is Part Of: Network. Volume 26:Number 3/4(2015)
• Page Start: 116
• Page End: 135
• Publication Date: 2015-10-02
• Subjects: Artificial neural networks -- chaotic circuit design -- nonmonotonous activation function -- hardware implementation of neural networks -- low-voltage circuit design -- sinh-domain technique; Neural computers -- Periodicals; Neural networks (Computer science) -- Periodicals; 006.32
• DOI: 10.3109/0954898X.2016.1157733
• Languages: English
• ISSNs: 0954-898X

Abstract

Abstract: The output of every neuron in neural network is specified by the employed activation function (AF) and therefore forms the heart of neural networks. As far as the design of artificial neural networks (ANNs) is concerned, hardware approach is preferred over software one because it promises the full utilization of the application potential of ANNs. Therefore, besides some arithmetic blocks, designing AF in hardware is the most important for designing ANN. While attempting to design the AF in hardware, the designs should be compatible with the modern Very Large Scale Integration (VLSI) design techniques. In this regard, the implemented designs should: only be in Metal Oxide Semiconductor (MOS) technology in order to be compatible with the digital designs, provide electronic tunability feature, and be able to operate at ultra-low voltage. Companding is one of the promising circuit design techniques for achieving these goals. In this paper, 0.5 V design of Liao's AF using sinh-domain technique is introduced. Furthermore, the function is tested by implementing inertial neuron model. The performance of the AF and inertial neuron model have been evaluated through simulation results, using the PSPICE software with the MOS transistor models provided by the 0.18-μm Taiwan Semiconductor Manufacturer Complementary Metal Oxide Semiconductor (TSM CMOS) process.