Efficient and retargetable SIMD translation in a dynamic binary translator. (27th February 2018)

• Record Type: Journal Article
• Authors: Fu, Sheng‐Yu; Hong, Ding‐Yong; Liu, Yu‐Ping; Wu, Jan‐Jan; Hsu, Wei‐Chung
• Is Part Of: Software, practice & experience. Volume 48:Number 6(2018)
• Page Start: 1312
• Page End: 1330
• Publication Date: 2018-02-27
• Subjects: AVX -- dynamic binary translation -- helper function -- LLVM -- NEON -- QEMU -- single instruction multiple data; Computer software -- Periodicals; Computer programming -- Periodicals; Computer programs -- Periodicals; 005.3
• DOI: 10.1002/spe.2573
• Languages: English
• ISSNs: 0038-0644

Abstract

Summary: The single‐instruction multiple‐data (SIMD) computing capability of modern processors is continually improved to deliver ever better performance and power efficiency. For example, Intel has increased SIMD register lengths from 128 bits in streaming SIMD extension to 512 bits in AVX‐512. The ARM scalable vector extension supports SIMD register length up to 2048 bits and includes predicated instructions. However, SIMD instruction translation in dynamic binary translation has not received similar attention. For example, the widely used QEMU emulates guest SIMD instructions with a sequence of scalar instructions, even when the host machines have relevant SIMD instructions. This leaves significant potential for performance enhancement. We propose a newly designed SIMD translation framework for dynamic binary translation, which takes advantage of the host's SIMD capabilities. The proposed framework has been built in HQEMU, an enhanced QEMU with a separate thread for applying LLVM optimizations. The current prototype supports ARMv7, ARMv8, and IA32 guests on the X86‐64 AVX‐2 host. Compared with the scalar‐translation version HQEMU, our framework runs up to 1.84 times faster on Standard Performance Evaluation Corporation 2006 CFP benchmarks and up to 6.81 times faster on selected real applications.